Public

An Introduction to EUV Sources for Lithography

REER

Michael Purvis

STROBE – Friday, September 25 at 10:00am

Outline





- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities



Source: Min Cao, TSMC, "Semiconductor Innovation and Scaling, a foundry perspective", China Semiconductor Technology Conference, Shanghai, March 2019

¹David Reijnsel, John Gantz, John Rydning, IDC, Data age 2025, The digitization of the world from edge to core, Nov 2018

Continued demand propels Moore's Law Major trends in computing drive long term demand



Data

ASML

Slide 4

Applications

- Autonomous decisions
- Immersive resolution
- On-device artificial intelligence
- Virtual / augmented reality

Algorithms

Moore's Law

Algorithms

- From big data to value
- Enhanced processing
- Deep learning

Performance Cost



- 5G connectivity
- Real-time latency
- Growing data volumes

EUV industrialization: from technology demonstration to HVM insertion

2006

2010

2013

2017

ASML ships world's first full field EUV tool





28 nm Lines and spaces ASML ships 1st NA 0.25 pre-production system NXE:3100



19 nm Lines and spaces ASML ships 1st NA 0.33 TD system NXE:3300B



13 nm Lines and spaces ASML ships 1st NA 0.33 HVM system NXE:3400B



7 nm and 5 nm node patterns



Public Slide 5 SPIE 2019

And it's here: we see EUV - enabled chips in 2019 EUV up and running in High Volume Manufacturing

ASML

7nm EUV

Performance and efficiency reimagined

Power efficiency and performance come first with the Express 9825, the industry's first mobile processor built with 7nm EUV processing technology, EUV, or extreme of travelet fithing aprily, allows transport of average extreme of travelet wavelengths to print finer prouts and develop a faster and more power efficient processor



Kirin 990 5G





TSMC's 5nm EUV Making Progress: PDK, DRM, EDA Tools, 3rd Party IP Ready

TSMC this week has said that it has completed development of tools required for design of SoCs that are made using its 5 ren (CLNSEE, NS) fabrication technology. The company indicated that some of its alpha customers (which use preproduction tools and custom designs) had already started risk preduction.

Samsung Completes Development of 5nm EUV Process Technology

Samsung Foundry this week announced that it has completed development of its fina-peneration 5 mm fabrication process. toreviously dubbed SLPE). The manufacturing technology uses extreme utraviolet lithography (EUVL) and is set to provide significant performance, power, and area advantages when compared to Sansung's 7 nm process (known as APPL



TSMC Reveals 6 nm Process Technology: 7 nm with Higher Transistor Density

'TSMC: First 7nm EUV Chips Taped Out,

Last week, TSMC made two important announcements

TSMC disclosed plans to start risk production of 5.

concerning its progress with extreme ultravioles lithography.

(EUML). First up, the company has successfully taped out les

list customer chip using its second generation 7 nm process. echnology, which incorporates limited PUVL usage. Secondly,

5nm Risk Production in Q2 2019

TSMC this week unvelled its new 6 nm (CLNEFF, N6) manufacturing technology, which is set to deliver a considerably higher transistor density when compared to the company's 7 nm (CLN7FF, N7) fabrication process. An evolution of TSMC's Trim node. No will continue to use the same design rules, making...



Samsung Starts Mass Production of Chips Using Its 7nm EUV Process Tech

Samsung Foundry on Wednesday said that It had started production of chips using its 7LPP manufacturing technology that uses extreme ultraviolet Whography (EUVL) for select. layers. The new fabrication process will enable Samsung to significantly increase transistor density of chips while optimizing their power consumption. Furthermore, usage of EUVL

HUAWEI Kirin 990 Series **Rethink Evolution**

World's 1st Flagship 5G SoC powered with 7nm+ EUV



Advantages of EUVL : Samsung Infographic

Slide 7

What is EUV and Its Advantages?

01 The Changes of Semiconductor Exposure Light Source



02 What is FUV?

The EUV system, which utilizes extreme ultraviolet technology, can perform photolithography process by using a light source with EUV wavelength. In the world of chip manufacturing, realizing finer circuits is vital as it enables integration of more components inside a chip, which helps build those with higher power and energy efficiency. Upcoming EUV scanners will utilize EUV radiation at a 13.5nm wavelength, less than 1/14 of what



03 The Advantages of Using EUV

1. PPA(Power, Performance, Area)

Samsung's 7nm LPP EUV technology not only greatly reduces the process complexity with better yields, but it also allows around 40% increase in area efficiency with 20% higher performance or around 50% lower power consumption, compared to its 10nm FinEET predecessors with ArE



7nm ArF

2. Better fidelity

By using EUV, we can draw clearer circuit on a wafer than using ArF. Better pattern fidelity brings higher design flexibility and better performance.



3. Reduced mask layers

Samsuno's 7LPP process can reduce the total number of masks by about 20% compared to non-EUV process, enabling customers to save time and cost. 10nm ArF 7nm FUV

EUV Leader

msung has started its initial EUV production at S3 fab in Hwaseong Korea. As an FUV pion By 2020, Samsung e to have an EUV-dedlicated line for customers needing high-volume manufacturing of their n ration chin designs



SAMSUNG

https://news.samsung.com/global/infographic-euv-samsungs-latest-investment-on-developing-next-generation-semiconductor-products

03 The Advantages of Using EUV

1. PPA(Power, Performance, Area)

Samsung's 7nm LPP EUV technology not only greatly reduces the process complexity with better yields, but it also allows around 40% increase in area efficiency with 20% higher performance or around 50% lower power consumption, compared to its 10nm FinFET predecessors with ArF.



Area Efficiency Performance

Power

Consumption

2. Better fidelity

By using EUV, we can draw clearer circuit on a wafer than using ArF. Better pattern fidelity brings higher design flexibility and better performance.



3. Reduced mask layers

Samsung's 7LPP process can reduce the total number of masks by about 20% compared to non-EUV process, enabling customers to save time and cost.



NXE:3400B: 13 nm resolution at full productivity Supporting 5 nm logic, <15nm DRAM requirements



ASML



2019

Public

2020

Outline





- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities

EUV light is generated in the source and guided through ASML the scanner onto the wafer



ASML How does the EUV laser-produced-plasma source work?

EUV light source parameters of note:

- High power CO2 laser: >20kW pulsed
- Laser and EUV pulse duration: 10's ns
- Each tin droplet hit with 2 laser pulses: • Pre-pulse and main-pulse
- Small tin droplets (~30um) traveling at high • velocity (~100m/s)
- Long laser beam path (~300m) with precise laser-to-droplet timing and targeting required

Public Slide 12



MOPA - Master Oscillator Power Amplifier

Industrial high power CO₂ laser High beam quality for gain extraction and EUV generation



ASML

Droplet Generator: Principle of Operation



- Tin is loaded in a vessel & heated above melting point
- Pressure applied by an inert gas
- Tin flows through a filter prior to the nozzle
- Tin jet is modulated by mechanical vibrations











Introduction to the NXE EUV source





ASML

Slide 17 <Date>



Outline





- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- EUV Source: Architecture
- Principles of EUV Generation
- Challenges and Practicalities



Laser Produced Plasma Density and Temperature

Slide 20

ASML



Conditions for optimal plasma

- 1. Temperatures between 50-100eV
- 2. Ion densities 10¹⁷- 10¹⁸ #/cm3
- 3. Large volume with density and temperature
- 4. Long time scale to maintain density and temperature

Three distinct regions exist where Sn is not much use for making EUV:

- 1. Low density
 - Collisional excitation process is not efficient
- 2. High density
 - Laser cannot reach material directly, it's reflected out of this region.
- 3. Low temperature
 - Plasma is not hot enough to really support ionizations for max. EUV

A basic picture of laser interaction with a plasma



• Laser energy is absorbed primarily through inverse bremsstrahlung absorption.

$$K_{IB} = \left(\frac{\upsilon_{ei}}{c} \frac{\omega_{P}^{2}}{\omega^{2}}\right) \left(1 - \frac{\omega_{P}^{2}}{\omega^{2}}\right)^{-1/2} = K_{o} n_{c} T(x)^{-3/2} \frac{n(x)^{2}}{n_{c}^{2}} \left(1 - \frac{n(x)}{n_{c}}\right)^{-1/2}$$

 Laser energy is deposited up to the critical density surface

$$n_{c} = \frac{m\varepsilon_{o}}{e^{2}} \frac{\left(2\pi c^{2}\right)}{\lambda^{2}} = \frac{1.1x10^{21}}{\lambda_{um}^{2}}$$

For λ=10.6um light ~10¹⁹ #cm⁻³

• Heat is then transferred beyond the critical density through heat conduction

$$q = -K_o T^{5/2} \frac{\partial T}{\partial x}$$

• EUV is generated within the plasma where temperature is sufficient to produce Sn ions of interest and the density is as high as possible.

Slide 21

ASML





Tin Laser Produced Plasma Image

- 1. High power laser interacts with liquid tin producing a plasma.
- 2. Plasma is heated to high temperatures creating EUV radiation.
- 3. Radiation is collected and used to pattern wafers.

EUV Source: MOPA+PP Operation





Target formation is critical for high CE plasma



Conversion Efficiency vs target type

Public



Semi-empirical models use physics to connect different ASML experimentally measured sensitivities



Target formation is very reproducible and follows simple

A semi-empirical model is a mix of

- physics
- fits from data 2
- → simple formulas capture behavior

Example: The time Pre-Pulse hits affects droplet expansion



ASML

Example: Droplet location in Pre-Pulse affects expansion rates



Slide 27

ASML

Full-model can capture a much more complex behavior

ASML

Slide 28

Over 10 independent variables can affect Target formation, giving a vast range of Target sizes and positions.



Semi-empirical model



Radiation hydrodynamics provides insight into the plasma **ASML** Pre-pulse modeling



A small plasma forms at the front side of the droplet that initiates the forces and subsequent shock waves that drive the expansion process.

Drift phase modeling using ALE-AMR



What plasma simulation capabilities have we developed? ASML Main-pulse modeling using LLNL code HYDRA



Atomic simulations useful for EUV radiation predictions





1D calculations confirm that the assumption of a thermal distribution of excited states is not a good approximation.





Measured EUV spectra



LTE = Local Thermal Equilibrium

LTE lead to emission at

higher photon energies.

Slide 31

ASML

Outline





- Background and History
- EUV Lithography in HVM
- EUV Lithography with NXE:3400B
- **EUV Source: Architecture**
- Principles of EUV Generation
- Challenges and Practicalities

EUV Collector: Normal Incidence



- Ellipsoidal design
 - Plasma at first focus
 - Power delivered to exposure tool at second focus (intermediate focus)
- Wavelength matching across the entire collection area
- IR spectral filtering



Normal Incidence Graded Multilayer Coated Collector

Tin management architecture

Transport, collection and tin removal from critical surfaces

- Keep collector, EUV path and metrology clean
- 1 nm of Sn reduces reflectivity by 20%
 - Mass of 1 s operation uniformly spread over collector,
 - 10⁷ s lifetime wanted
- Strategies:
 - Gas transport
 - Liquid and solid tin collection modules
 - Tinphobic/tinphilic surfaces
 - Etching chemistry



First 3300 collector lasted 60 seconds

- Sn → Sn vapor (diffusion debris)
 Sn* → Fast Sn ion (line of sight debris)
 Sn → Sn particle
- Sn -----► Sn scattering / splashing
 - Sn dripping / dropping

 CO_2

ASML Slide 34

Scanner

Source

H2 + SnH4 +

Collector Protection by Hydrogen Flow – Transport



ASML

Collector protection by tin etching - Tin removal



Main Challenges:

- Low lifetime of hydrogen radicals
- Instability of Stannane

Slide 36

ASML

Collector Lifetime - Coatings

Materials selection is key to protect surfaces from contamination

- Need robust coatings as we increase power
- Plasma-surface interaction plays a key role

Example of MLM coating damage



Bos, R. & all, Journal of Applied Physics, 120 (2016)



Current challenges:

- 1. Tin contamination
- 2. Coatings: damage/blistering →new coatings under evaluation



Collector degradation <0.1%/GP for NXE:3400B@125wph **ASML**



0.1-0.3%/GP

Public Slide 38

Research progress on collector lifetime Demonstrated <0.03%/Gp

Feasibility research on proto next gen source has demonstrated < 0.03%/Gp



Some learning from research can be rapidly introduced to the product through the gas and flow conditions

ASML

Public Slide 39

EUV Power Scaling: Research System incorporates High-Power CO₂ chain



Slide 40





Research system only capable of short burst (15ms) operation due to thermo-optical limitations of final focus

Power scaling on track to meet product roadmap



ASML



Optics fabrication in progress, metrology in place





EXE:5000 system global design completed



Solid progress on system design and optics development and – manufacturing



Summary



Public Slide 45



EUV chips have made it to the end market!

Our customers are ramping up EUV for the 7nm Logic node and preparing for the 16nm DRAM node with systems deliveries and qualification on-going. EUV layers adoption continues to grow to reduce patterning complexity and cost

ASML EUV lithography systems continue to improve on productivity and availability supporting our Logic and DRAM customers roadmap while maintaining, state of the art overlay performance and year on year cost reduction

- Dose-controlled power of 250W on multiple tools at customers
- Droplet Generator with improved lifetime and reliability >700 hour average runtime in the field>3X reduction of maintenance time
 - Collector lifetime improved to > 100Gp (4X at 3X higher power)

Availability improvements are well underway to meet our customers requirements, with the NXE:3400C supporting >90% availability

Path towards 500W EUV demonstrated in research

- EUV CE is up to ~ 6 %
- In burst EUV power demonstration up to 500W
- CO₂ Laser development supports EUV power scaling

Acknowledgements:

Publide 46

Alex Schafgans, Peter Mayer, Slava Rokitski, Jayson Stewart, Andrew LaForge, Alex Ershov, Michael Purvis, Yezheng Tao, Mike Vargas, Jonathan Grava, Palash Das, Lukasz Urbanski, Rob Rafac, Alex Frenzel, Niels Braaksma, Joshua Lukens, Chirag Rajyaguru, Georgiy Vaschenko, Carmen Zoldesi, Qiushi Zhu, Adam Kielczewski, Klaus Hummler, Silvia De Dea, Martijn Leenders, Payam Tayebati, David Brandt, Daniel Brown and many others.

ASML US LP, 17075 Thornmint Ct. San Diego, CA 92127-2413, USA

Marcel Mastenbroek, Jan van Schoot, Roderik van Es, Mark van de Kerkhof, Leon Levasier, Daniel Smith, Uwe Stamm, Sjoerd Lok, Arthur Minnaert, Martijn van Noordenburg, Jowan Jacobs, Joerg Mallmann, David Ockwell, Henk Meijer, Judon Stoeldraijer, Christian Wagner, Eelco van Setten, Jo Finders, Koen de Peuter, Chris de Ruijter, Milos Popadic, Roger Huang, Marcel Beckers, Rolf Beijsens, Kars Troost, Andre Engelen, Dinesh Kanawade, Arthur Minnaert, Niclas Mika, Vadim Banine, Jos Benschop and many others.

ASML Netherlands B.V., De Run 6501, 5504 DR Veldhoven, The Netherlands

Acknowledgements:





